Hacker News
new
|
past
|
comments
|
ask
|
show
|
jobs
|
submit
login
Symmetry
on Oct 9, 2013
|
parent
|
context
|
favorite
| on:
Future instruction set: AVX-512
I should have been clearer. I was talking about the cache hierarchy and CPU memory pipes. I suppose there's a divergence in main memory too, with CPUs using DDR3 and GPUs using GDDR5, but as you say you can just throw cache at that problem.
Guidelines
|
FAQ
|
Lists
|
API
|
Security
|
Legal
|
Apply to YC
|
Contact
Search: